

## CLAIMS

What is claimed is:

- 1 1. A method comprising:
  - 2 generating a write strobe signal to latch output data into a memory unit
  - 3 comprising one or more dual data rate synchronous dynamic random access memory
  - 4 (DDR-SDRAM) devices, the write strobe signal having an edge transition at
  - 5 approximately the center of a data window corresponding to the output data; and
  - 6 delaying a first receive clock signal by a first delay period using a delay locked
  - 7 loop (DLL) circuit to generate a first delayed receive clock signal, the first delayed
  - 8 receive clock signal being used to latch incoming data from the memory unit.
- 1 2. The method of claim 1 further comprising:
  - 2 aligning the edge transition of the write strobe signal and the data window
  - 3 corresponding to the output data such that the edge transition of the write strobe signal
  - 4 approximately corresponds to the center of the data window.
- 1 3. The method of claim 2 wherein aligning comprises:
  - 2 driving the output data in response to the rising edge transitions of first and
  - 3 second clock signals, respectively, the first and second clock signals being phase shifted
  - 4 by one half of a clock period corresponding to the frequency of the first and second clock
  - 5 signals; and
  - 6 driving the write strobe signal in response to the rising edge transitions of third
  - 7 and fourth clock signals, respectively, the third and fourth clock signals being phase

8 shifted by one half of the clock period, the third clock signal being phase shifted by  
9 approximately one quarter of the clock period with respect to the first clock signal, the  
10 output data and the write strobe signal having approximately the same clock to output  
11 time.

1 4. The method of claim 3 wherein the first, second, third, and fourth clock signals  
2 are derived from a system clock signal using a phase locked loop (PLL) circuit.

1 5. The method of claim 3 wherein the first receive clock signal is derived from the  
2 first clock signal, the first receive clock signal being delayed relative to the first clock  
3 signal to approximately match the flight time of the incoming data.

1 6. The method of claim 1 wherein the first delay period is used to provide sufficient  
2 setup time and hold time for latching the incoming data in response to the transition of  
3 the first delayed receive clock signal.

1 7. The method of claim 1 wherein the DLL circuit is programmable via a register.

1 8. The method of claim 7 wherein the first delay period corresponds to a value stored  
2 in the register.

1 9. The method of claim 1 further comprising:  
2 delaying a second receive clock signal by the first delay period using the delay  
3 locked loop (DLL) circuit to generate a second delayed receive clock signal, the second

4 delayed receive clock signal being used to latch incoming data from the memory unit, the  
5 second receive clock signal being phase shifted by one half of a clock period with respect  
6 to the first receive clock signal.

1 10. An apparatus comprising:  
2 logic to generate a write strobe signal that is used to latch outgoing data into a  
3 memory unit comprising one or more DDR-SDRAM devices, the write strobe signal  
4 having an edge transition at approximately the center of a data window corresponding to  
5 the outgoing data; and  
6 logic to delay a first receive clock signal by a first delay period using a delay  
7 locked loop (DLL) circuit to generate a first delayed receive clock signal, the first delayed  
8 receive clock signal being used to latch incoming data from the memory unit.

1 11. The apparatus of claim 10 further comprising:  
2 logic to align the edge transition of the write strobe signal and the data window  
3 corresponding to the outgoing data such that the edge transition of the write strobe signal  
4 approximately corresponds to the center of the data window.

1 12. The apparatus of claim 11 wherein the logic to align comprises:  
2 first and second latching devices to latch the outgoing data in response to  
3 transitions of first and second clock signals, respectively, the first and second clock  
4 signals being phase shifted by one half of a clock period corresponding to the frequency  
5 of the first and second clock signals; and

6           third and fourth latching devices to latch the write strobe signal in response to  
7   transitions of third and fourth clock signals, respectively, the third and fourth clock  
8   signals being phase shifted by one half of the clock period, the third clock signal being  
9   phase shifted by one quarter of the clock period with respect to the first clock signal.

1   13.    The apparatus of claim 12 wherein the first, second, third, and fourth clock signals  
2   are derived from a system clock signal using a phase locked loop (PLL) circuit.

1   14.    The apparatus of claim 12 wherein the first receive clock signal is derived from  
2   the first clock signal, the first receive clock signal being delayed relative to the first clock  
3   signal to approximately match the flight time of the incoming data.

1   15.    The apparatus of claim 10 wherein the first delay period is used to provide  
2   sufficient setup time and hold time for latching the incoming data in response to the  
3   transition of the first delayed receive clock signal.

1   16.    The apparatus of claim 10 wherein the DLL circuit is programmable via a register.

1   17.    The apparatus of claim 16 wherein the first delay period corresponds to a value  
2   stored in the register.

1   18.    The apparatus of claim 10 further comprising:  
2           logic to delay a second receive clock signal by the first delay period using the  
3   DLL circuit to generate a second delayed receive clock signal, the second delayed receive

4 clock signal being used to latch incoming data from the memory unit, the second receive  
5 clock signal being phase shifted by approximately one half of a clock period with respect  
6 to the first receive clock signal.

1 19. A system comprising:

2 a memory unit comprising one or more DDR-SDRAM devices; and

3 a graphics accelerator coupled to the memory unit, comprising:

4 a memory interface to control data transfer between the graphics

5 accelerator and the memory unit, comprising:

6 logic to generate a write strobe signal that is used to latch outgoing

7 data into the memory unit comprising one or more DDR-SDRAM

8 devices, the write strobe signal having an edge transition at

9 approximately the center of a data window corresponding to the

10 outgoing data; and

11 logic to delay a first receive clock signal by a first delay period

12 using a delay locked loop (DLL) circuit to generate a first delayed

13 receive clock signal, the first delayed receive clock signal being

14 used to latch incoming data from the memory unit.

1 20. The system of claim 19 wherein the memory interface comprises:

2 logic to align the edge transition of the write strobe signal and the data window

3 corresponding to the outgoing data such that the edge transition of the write strobe signal

4 approximately corresponds to the center of the data window.

1    21.    The system of claim 20 wherein the logic to align comprises:  
2            first and second latching devices to latch the outgoing data in response to  
3    transitions of first and second clock signals, respectively, the first and second clock  
4    signals being phase shifted by one half of a clock period corresponding to the frequency  
5    of the first and second clock signals; and  
6            third and fourth latching devices to latch the write strobe signal in response to  
7    transitions of third and fourth clock signals, respectively, the third and fourth clock  
8    signals being phase shifted by one half of the clock period, the third clock signal being  
9    phase shifted by one quarter of the clock period with respect to the first clock signal.

1    22.    The system of claim 19 wherein the first delay period is used to provide sufficient  
2    setup time and hold time for latching the incoming data in response to the transition of  
3    the first delayed receive clock signal.

1    23.    The system of claim 19 wherein the DLL circuit is programmable via a register.

1    24.    The system of claim 23 wherein the first delay period corresponds to a value  
2    stored in the register.

1    25.    The system of claim 19 wherein the memory interface further comprises:  
2            logic to delay a second receive clock signal by the first delay period using the  
3    DLL circuit to generate a second delayed receive clock signal, the second delayed receive  
4    clock signal being used to latch incoming data from the memory unit, the second receive

- 5 clock signal being phase shifted by approximately one half of a clock period with respect
- 6 to the first receive clock signal.